UK Patent Application (19) GB (11) 2 194 085(13) A

(43) Application published 24 Feb 1988

(21) Application No 8716705

(22) Date of filing 15 Jul 1987

(30) Priority data (31) 8618060

(32) 24 Jul 1986

(33) GB

(71) Applicant **GEC** Avionics Limited

(Incorporated in United Kingdom)

Airport Works, Rochester, Kent

(72) Inventors Kevin Daryl Blackmore Adrian William Walker

(74) Agent and/or Address for Service R. K. Tolfree. GEC Plc, Central Patent Dept, Marconi Research Centre. West Hanningfield Rd. Gt. Baddow, Chelmsford, Essex

(51) INT CL4 G06F 13/40 15/16

(52) Domestic classification (Edition J): **G4A FGL** H4P PG U1S 2124 G4A H4P

(56) Documents cited


EP 0111399


WO 87/01485

(58) Field of search G4A Selected US specifications from IPC sub-class G06F

(54) Bus

(57) A bus arrangement which is particularly suitable for use with systems involving transputers is disclosed, which bus is a two wire bus connected to the one pair of the INMOS link connections on a transputer (RTM), 4. Spur lines are taken off the bus to other transputers in a system, which transputers may form part of physically separate circuits or modules. These spurs are fed through link selectors which examine a part of messages present on the line to decide whether that message is intended for that particular transputer. If so, the link selector allows messages to be passed to and from that particular transputer.








FIG.2.

SPECIFICATION

Bus

5 This invention relates to a bus of the type which provides a communication channel between electronic circuits, and in particular it relates to a bus for providing a bi-directional communication channel between a plurality of 10 transputers or between a plurality of separate modules or units at least some of which include a transputer (RTM).

A transputer is an integrated circuit manufactured by INMOS Limited and is essentially a 15 micro computer with its own local memory and with standard links for connecting one transputer to another transputer in a network. A transputer includes a number usually four, of standard links, known as INMOS links, each 20 comprising two wires and providing two unidirectional communication channels. These links have been designed to implement the standard inter-transputer communication protocol between transputers mounted in a circuit, which 25 may be connected in a grid like array fashion. The normal inter-transputer protocol does not allow one transputer to communicate with more than one other transputer over one link. Hence, current architectures linking transputers 30 in an array are limited to each transputer being linked to up to four others. Furthermore, the standard links have only been envisaged as links between transputers mounted close to each other on the same circuit.

35 For linking physically separate modules or circuits some form of bus arrangement must be used. In conventional micro computer architectures, including conventional transputer micro computer architectures, these bus links 40 are complex and involve many wires, generally in the form of ribbon cables, to communicate between the separate circuit boards or modules. The standard VME bus for instance uses a 96 wire connector. Clearly, the greater 45 number of wires in a link the higher the chances of an error occurring and also accurate timing signals must be provided.

According to the present invention in a first aspect there is provided a method for bidirec-50 tional communication between physically separate electronic circuits, or modules, wherein the standard links provided by a-transputer are used as communication paths between the separate circuits such that there is essentially 55 a two wire connection between each circuit or module

In a second aspect of the present invention there is provided apparatus for providing bidirectional communication between a plurality 60 of transputers, comprising a two wire bus; connections via respective buffers between each wire of the bus and the link in and link out connections of one pair of INMOS links of each transputer; and decoding means at each 65 transputer adapted to compare at least part of

any data present on the bus with a known address of that transputer and, if the address received is that of the transputer, to enable the buffer to allow the transputer to transmit 70 and receive data.

Preferably the decoding means comprises a link adapter arranged to convert data from serial form on a two wire bus into parallel form, and a comparator adapted to compare the parallel data from the link adapter with a known address for that transputer.

The term link adapter is one known in the art and is a device such as that known as INMOS device COO1, COO2 or CO12 which 80 are normally adapted to provide an interface between an INMOS serial link and a micro processor system bus, via, for example, an 8 bit bi-directional interface.

In addition to the link in and link out connections a transputer also includes event request and event acknowledgement connections. These may be utilised in preferred embodiments of the invention, in which the first transputer is arranged to generate messages of which the first chosen number of bytes represent the address for which that message is intended. The comparator at each transputer can be fed an appropriate signal via the event request and event acknowledgement 95 connections at appropriate times when it is required to scan the message to compare the address bytes, Alternatively, other methods may be used to instruct the decoder when to begin decoding part or the whole of a mes-100 sage.

The transputers may each be associated with a physically separate module and circuit and, in a preferred embodiment, up to 8 separate modules may be connected by the two wire bus as described. The size of the system may however be extended if necessary.

105

Embodiments of the invention will now be described by way of example only with reference to the accompanying drawings in which:

110 Figure 1 shows schematically a bus arrangement according to the present invention.

Figure 2 shows in more detail the connection of one transputer in the network to the

115 Referring to Figure 1, there is shown schematically the general bus arrangement according to the present invention which is essentially a two wire bus 1 and 2 connected to the link in and link out pins respectively of a 120 control transputer 3 such as INMOS device number IMS T414. The control transputer 3 may be part of a control module or circuit for transmitting or receiving messages to or from other physically separate modules. Outputs are 125 taken from the bus line to respective transputers 4 (T_1 to T_n). Typically, each transputer will form part of a separate module and in preferred embodiments there may be up to eight such modules, the input or output to

130 each of which is controlled by the respective

transputer. The links to the respective transputers are fed through respective link selectors 5 (L, to L₀). These link selectors function. in a manner which will become clear, to de-5 cide, for each message which is present on the bus, whether that message is intended for receipt by that particular transputer. If so then the link selector serves to open a communication channel which allows that particular 10 transputer to receive or transmit data. Normally the link selectors present a high impedance path which functions to close down any communication channels so that the appropriate respective transputer can not transmit or 15 receive data. In this manner the INMOS links associated with each transputer can be used according to the normal INMOS link protocol in which one transputer may only communicate with one other transputer over one link 20 but with the important difference that communication may be freely switched between transputers and hence between modules or units as appropriate.

Figure 2 shows more clearly how the link 25 selector works for a particular transputer module. Connections from the two wire bus are fed via buffers 6 and 7 to the link in and link out inputs of transputer 4. A parallel path is also taken from the bus through a link adapter 30 8 and a decoder 9 which may comprise merely a comparator circuit. The link adapter can be one of the devices manufactured by INMOS limited and may be for example one of INMOS device numbers IMS COO1 COO2 or 35 CO12. Essentially these devices are used in embodiments of the present invention to convert from serial data along the two wire stan-

which would, in more conventional architec-40 tures be applied to a parallel bus line or as an input to a micro processor or other such peripheral. The parallel data is in fact, in this embodiment, input to the decoder 9.

dard INMOS link into eight bit parallel data

The decoder is programmed or otherwise 45 supplied with details of an address which is unique to that particular module. The decoder provides a comparison function upon certain chosen portions of any message present on the bus at any time. If a message is intended 50 for that particular module then the decoder will read the correct address, decide that the module has been selected and serve to enable buffers 6 and 7 such that communication can occur over lines 10 and 11. Normally the 55 buffers 6 and 7 are disabled such that no data can flow along lines 10 and 11 and all data is routed to adapter 8 and decoder 9

which present a high impedence path to the bus and hence block the flow of data to or 60 from transputer 4.

A suitable communication protocol for communication between the control transputer 3 and any one of the other transputers within the network is to transmit messages from the 65 control transputer which messages typically

comprise 32 words, made up of valid data followed by dummy data if the length of real data is insufficient to fill the message. The first byte of the message can define the ad-70 dress of the receiving transputer and the number of valid bytes in the message. For a system having eight transputers linked to the control transputer, bits Do-D2 may define the receiving transputer and bits D₃-D₇ can define 75 the number of valid data bytes in the mes-

In these circumstances, the link selecters are programmed to examine the 1st 33rd. 65th....n \times 32 + 1 byte being transmitted 80 along the bus, and then to decide by comparing these bytes against known programmed addresses within the selector whether to remain high impedance or whether to open the communication path for the next 31 bytes be-85 fore returning to a high impedance-bus monitoring state.

In this particular embodiment, since the link selectors must only be programmed to examine particular bytes within the message, an additional timing line would be required along with the bus in order to provide synchronisation signals to the decoder 9 and to tell it precisely when to examine a particular byte. Outputs can be taken from the timing line into the event request pin of a transputer and an output taken from the event acknowledgement pin to the decoder. The last mentioned pins are specifically designed for timing applications such as this.

100 However, some embodiments of the present invention will not need the additional timing sync line since messages could for example be transmitted in pulses with messages could for example be transmitted in pulses with gaps between the pulses which serve to set the decoders or alternatively any other suitable arrangement may be used. Messages could include for example flag data recognisable by the link selectors and instructing them to be-110 gin decoding.

CLAIMS

1. A method for bi-directional communication between physically separate electronic 115 circuits or modules, wherein the standard link INMOS links provided by a transputer are used as communication paths between the separate: circuits such that there is essentially a two wire connection between each circuit or mo-120 dule.

2. Apparatus for providing bi-directional communication between a plurality of transputers, comprising; a two wire bus; connections via respective buffers between each wire of 125 the bus and respective ones of respective IN-MOS link connections of one pair of INMOS links of each transputer; and decoding means

at each transputer adapted to compare at least part of any data present on the bus with 130 a known address of that transputer and, if the

address received is that of the transputer, to enable the buffers to allow the transputer to transmit and receive data.

- 3. Apparatus as claimed in claim 2 wherein5 each transputer forms part of a physically separate electronic circuit or module.
- Apparatus as claimed in claim 2 or claim
 3 wherein the decoding means comprises a
 link adapter arranged to convert data from se rial form into parallel form and a comparator
 arranged to compare the parallel data from the
 link adapter with a known system address for
 that transputer.
- Apparatus as claimed in any of claims 2
 to 4 and further including a timing line upon which signals instructing the decoding means to begin decoding part of a message may be applied.
- A micro processor bus arrangement substantially as hereinbefore described with reference to and as illustrated by, the accompanying drawings.

Published 1983 at The Patent Office, State House, 66/71 High Holborn, London WC1R 4TP Further copies may be obtained from The Patent Office, Sales Branch, St Mary Cray, Orpington, Kent BR5 3RD, Printed by Burgess & Son (Abingdon) Ltd. Con. 1/87.